Alex Deucher d766e6a393 drm/amdgpu: switch ih handling to two levels (v3)
Newer asics have a two levels of irq ids now:
client id - the IP
src id - the interrupt src within the IP

v2: integrated Christian's comments.
v3: fix rebase fail in SI and CIK

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Ken Wang <Qingqing.Wang@amd.com>
Reviewed-by: Ken Wang <Qingqing.Wang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2017-03-29 23:53:37 -04:00
..
2017-03-23 12:05:13 +10:00
2017-03-28 17:34:19 +10:00
2017-02-27 18:43:47 -08:00
2017-03-23 12:05:13 +10:00
2017-03-23 12:05:13 +10:00
2017-03-23 12:05:13 +10:00
2017-03-23 12:05:13 +10:00
2017-03-29 23:53:07 -04:00
2017-02-23 12:10:12 +10:00
2017-03-23 12:05:13 +10:00
2017-03-28 17:34:19 +10:00
2017-03-14 14:38:34 +01:00
2017-02-28 16:14:53 +01:00
2017-03-09 16:18:02 +01:00
2017-03-09 16:18:02 +01:00
2017-03-14 14:38:33 +01:00
2017-03-21 10:15:39 +02:00