Pawel Moll d927daf5c8 ARM: vexpress: Check master site in daughterboard's sysctl operations
With recent enough motherboard firmware, core tile can be fitted
in either of the two daughterboard sites. The non-DT tile code for
V2P-CA9 did not check that when configuring DVI output nor setting
CLCD pixel clock.

Fixed now, providing "get master site" API in motherboard's code.

Signed-off-by: Pawel Moll <pawel.moll@arm.com>
2012-07-12 16:16:56 +01:00
..
2012-06-24 10:57:59 -07:00
2012-07-04 15:58:11 +08:00
2012-06-01 16:57:51 -07:00
2012-06-01 16:57:51 -07:00
2012-06-01 16:57:51 -07:00
2012-06-01 16:57:51 -07:00
2012-06-01 16:57:51 -07:00
2012-06-20 14:39:36 -07:00
2012-06-20 14:39:36 -07:00
2012-06-20 14:39:36 -07:00
2012-06-20 14:39:36 -07:00
2012-04-26 08:46:02 +01:00
2012-05-21 15:15:24 +01:00
2012-05-26 13:05:55 -07:00