Lokesh Vutla dae320ec31 ARM: dts: DRA7: change address-cells and size-cells
DRA7 SoC has the capability to support DDR memory upto 4GB. In order to
represent this in memory dt node, the address-cells and size cells
should be 2. So, changing the address-cells and size-cells to 2 and
updating the memory nodes accordingly.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
2016-02-29 15:02:15 -08:00
..
2016-01-22 18:04:28 -05:00
2016-01-22 18:04:28 -05:00
2016-01-15 17:56:32 -08:00