John Crispin db9c4a1e65 clk: mediatek: add mt2701 ethernet reset
The ethernet clock core has a reset register that is currently not exposed
to the user. Fix this by adding the missing registration code.

Signed-off-by: John Crispin <john@phrozen.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-04-21 19:20:33 -07:00
..
2017-04-19 09:50:39 -07:00
2017-04-19 09:44:14 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2016-04-15 16:50:04 -07:00
2016-11-16 11:19:20 -08:00
2017-04-21 19:19:46 -07:00
2016-03-02 17:48:26 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00