Vidya Sagar dbb72e2c30 arm64: tegra: Add configuration for PCIe C5 sideband signals
Add support to configure PCIe C5's sideband signals PERST# and CLKREQ#
as output and bi-directional signals respectively which unlike other
PCIe controllers sideband signals are not configured by default.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Reviewed-by: Andrew Murray <andrew.murray@arm.com>
2019-09-20 14:24:34 -05:00
..
2019-07-19 17:27:27 -07:00
2019-07-20 09:34:55 -07:00
2019-07-12 15:35:14 -07:00
2019-07-08 09:54:55 -07:00
2019-07-18 12:26:59 -07:00
2019-07-19 17:05:08 -07:00
2019-07-12 16:06:27 -07:00