Vidya Sagar 448d5a5575 PCI: Add #defines for some of PCIe spec r4.0 features
Add #defines only for the Data Link Feature and Physical Layer 16.0 GT/s
features as defined in PCIe spec r4.0, sec 7.7.4 for Data Link Feature and
sec 7.7.5 for Physical Layer 16.0 GT/s.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Reviewed-by: Thierry Reding <treding@nvidia.com>
Acked-by: Bjorn Helgaas <bhelgaas@google.com>
2019-08-13 15:41:46 +01:00
..
2019-07-19 12:29:43 -07:00
2019-07-19 17:19:24 -07:00
2019-07-08 19:19:37 -07:00
2019-07-09 09:47:22 -07:00
2019-07-13 16:08:36 -07:00
2019-07-20 10:04:58 -07:00
2019-07-19 17:13:56 -07:00
2019-07-18 14:32:33 -07:00
2019-07-17 08:09:58 +02:00