Geert Uytterhoeven e0b07ff037 clk: renesas: r8a779g0: Add MSIOF clocks
Add the module clocks used by the Clock-Synchronized Serial Interfaces
with FIFO (MSIOF) on the Renesas R-Car V4H (R8A779G0) SoC.

Extracted from a larger patch in the BSP by Kazuya Mizuguchi.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Stephen Boyd <sboyd@kernel.org>
Link: https://lore.kernel.org/r/3cb2f1798145099a46134862c6bcbdcc29ca7410.1664204336.git.geert+renesas@glider.be
2022-10-17 10:03:59 +02:00
..
2022-10-10 13:28:06 -07:00
2022-10-10 09:10:28 -07:00
2022-10-07 10:48:49 -07:00
2022-10-12 10:23:24 -07:00
2022-10-12 10:23:24 -07:00
2022-10-11 17:42:58 -06:00
2022-10-08 09:46:29 -07:00
2022-10-14 18:41:41 -07:00
2022-10-12 10:23:24 -07:00
2022-10-11 10:53:25 -07:00
2022-10-10 13:59:01 -07:00
2022-10-11 10:53:25 -07:00
2022-10-10 13:20:53 -07:00
2022-10-12 10:23:24 -07:00
2022-10-09 14:05:15 -07:00
2022-10-07 11:24:20 -07:00
2022-10-14 18:41:41 -07:00
2022-10-10 13:13:51 -07:00
2022-10-15 16:36:38 -07:00
2022-10-14 12:38:03 -07:00
2022-10-11 11:08:18 -07:00
2022-10-12 10:23:24 -07:00
2022-10-12 10:35:20 -07:00
2022-10-10 09:10:28 -07:00
2022-10-07 11:32:10 -07:00
2022-10-07 11:24:20 -07:00
2022-10-14 18:36:42 -07:00
2022-10-07 16:13:55 -07:00
2022-10-04 19:36:53 -07:00
2022-10-07 12:33:18 -07:00
2022-10-10 14:02:53 -07:00
2022-10-12 14:46:48 -07:00
2022-10-10 14:02:53 -07:00
2022-10-13 10:31:13 -07:00
2022-10-12 14:39:38 -07:00