e0f4c59dc4
clears the segment base when a null selector is written. Do the explicit detection on older CPUs, zen2 and hygon specifically, which have the functionality but do not advertize the CPUID bit. Factor in the presence of a hypervisor underneath the kernel and avoid doing the explicit check there which the HV might've decided to not advertize for migration safety reasons, a.o. - Add support for a new X86 CPU vendor: VORTEX. Needed for whitelisting those CPUs in the hardware vulnerabilities detection - Force the compiler to use rIP-relative addressing in the fallback path of static_cpu_has(), in order to avoid unnecessary register pressure -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEzv7L6UO9uDPlPSfHEsHwGGHeVUoFAmF/wRgACgkQEsHwGGHe VUoGQBAAk9V9//FMoENuGFGul/IK8+VBibTfztYgaPvm7vjMDYaYuRBCQiZg5Y8U D14pwkg7CuRa6iwZmrk/X/y6FVjo5BJA//ROk/n/9JNvV5QUp3/o00uLiziv80K3 H6Wm3PUyGgkpBuJg+/K8SLE9UQ6uSh4nsykS+70Dcd45DtkC/vH8pkDs5Q1fVQwb 7AuOuWTCWKUYOMFYWFI3a9D8tZYhg99ABREbXBaJGiGdIlZKNVe/7W8qQw5s6cVA cD5Q2ILY2RCGP55ZQiWoFy3XNP3/ygvZ7Zm1ARYUvUMR2Y5X2XJWN/B6oMbc0oEu OZsDDA/ILYcah9eBV/zk4ON/1djksp1iWNXNxjct0cNBPAKxi6T/HhHuIHBtzvW+ zDyBWUMLlv1m2i1oW4J4NuNJJi9Gaz+7PesmI7C0OQPgywR8UqqfMD+TzlEHWya1 YqYqI0f3aiyC/sLjUp3GSA7a9sWSd3BZfyAlLBJZCxyXAxX92tXX5BRPh/KYbnJn c/NaYA6X4m4Rdvr0gKKtCklaC6w4GLzVak6wIvftzHlUYsWX21BhnTkQrciKbqc+ AKWed41AO+4pDHROePxc409x3UZolti+1RandikrztIVAolVJ6W/OkHWxXfy28Fg iSrtl4M3omv8fCHDaJ26STrXqxH8pIK8noVolwQoXKyAFVyvXTk= =rlVy -----END PGP SIGNATURE----- Merge tag 'x86_cpu_for_v5.16_rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip Pull x86 cpu updates from Borislav Petkov: - Start checking a CPUID bit on AMD Zen3 which states that the CPU clears the segment base when a null selector is written. Do the explicit detection on older CPUs, zen2 and hygon specifically, which have the functionality but do not advertize the CPUID bit. Factor in the presence of a hypervisor underneath the kernel and avoid doing the explicit check there which the HV might've decided to not advertize for migration safety reasons, or similar. - Add support for a new X86 CPU vendor: VORTEX. Needed for whitelisting those CPUs in the hardware vulnerabilities detection - Force the compiler to use rIP-relative addressing in the fallback path of static_cpu_has(), in order to avoid unnecessary register pressure * tag 'x86_cpu_for_v5.16_rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: x86/cpu: Fix migration safety with X86_BUG_NULL_SEL x86/CPU: Add support for Vortex CPUs x86/umip: Downgrade warning messages to debug loglevel x86/asm: Avoid adding register pressure for the init case in static_cpu_has() x86/asm: Add _ASM_RIP() macro for x86-64 (%rip) suffix
189 lines
4.7 KiB
C
189 lines
4.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef _ASM_X86_ASM_H
|
|
#define _ASM_X86_ASM_H
|
|
|
|
#ifdef __ASSEMBLY__
|
|
# define __ASM_FORM(x, ...) x,## __VA_ARGS__
|
|
# define __ASM_FORM_RAW(x, ...) x,## __VA_ARGS__
|
|
# define __ASM_FORM_COMMA(x, ...) x,## __VA_ARGS__,
|
|
# define __ASM_REGPFX %
|
|
#else
|
|
#include <linux/stringify.h>
|
|
# define __ASM_FORM(x, ...) " " __stringify(x,##__VA_ARGS__) " "
|
|
# define __ASM_FORM_RAW(x, ...) __stringify(x,##__VA_ARGS__)
|
|
# define __ASM_FORM_COMMA(x, ...) " " __stringify(x,##__VA_ARGS__) ","
|
|
# define __ASM_REGPFX %%
|
|
#endif
|
|
|
|
#define _ASM_BYTES(x, ...) __ASM_FORM(.byte x,##__VA_ARGS__ ;)
|
|
|
|
#ifndef __x86_64__
|
|
/* 32 bit */
|
|
# define __ASM_SEL(a,b) __ASM_FORM(a)
|
|
# define __ASM_SEL_RAW(a,b) __ASM_FORM_RAW(a)
|
|
#else
|
|
/* 64 bit */
|
|
# define __ASM_SEL(a,b) __ASM_FORM(b)
|
|
# define __ASM_SEL_RAW(a,b) __ASM_FORM_RAW(b)
|
|
#endif
|
|
|
|
#define __ASM_SIZE(inst, ...) __ASM_SEL(inst##l##__VA_ARGS__, \
|
|
inst##q##__VA_ARGS__)
|
|
#define __ASM_REG(reg) __ASM_SEL_RAW(e##reg, r##reg)
|
|
|
|
#define _ASM_PTR __ASM_SEL(.long, .quad)
|
|
#define _ASM_ALIGN __ASM_SEL(.balign 4, .balign 8)
|
|
|
|
#define _ASM_MOV __ASM_SIZE(mov)
|
|
#define _ASM_INC __ASM_SIZE(inc)
|
|
#define _ASM_DEC __ASM_SIZE(dec)
|
|
#define _ASM_ADD __ASM_SIZE(add)
|
|
#define _ASM_SUB __ASM_SIZE(sub)
|
|
#define _ASM_XADD __ASM_SIZE(xadd)
|
|
#define _ASM_MUL __ASM_SIZE(mul)
|
|
|
|
#define _ASM_AX __ASM_REG(ax)
|
|
#define _ASM_BX __ASM_REG(bx)
|
|
#define _ASM_CX __ASM_REG(cx)
|
|
#define _ASM_DX __ASM_REG(dx)
|
|
#define _ASM_SP __ASM_REG(sp)
|
|
#define _ASM_BP __ASM_REG(bp)
|
|
#define _ASM_SI __ASM_REG(si)
|
|
#define _ASM_DI __ASM_REG(di)
|
|
|
|
/* Adds a (%rip) suffix on 64 bits only; for immediate memory references */
|
|
#define _ASM_RIP(x) __ASM_SEL_RAW(x, x (__ASM_REGPFX rip))
|
|
|
|
#ifndef __x86_64__
|
|
/* 32 bit */
|
|
|
|
#define _ASM_ARG1 _ASM_AX
|
|
#define _ASM_ARG2 _ASM_DX
|
|
#define _ASM_ARG3 _ASM_CX
|
|
|
|
#define _ASM_ARG1L eax
|
|
#define _ASM_ARG2L edx
|
|
#define _ASM_ARG3L ecx
|
|
|
|
#define _ASM_ARG1W ax
|
|
#define _ASM_ARG2W dx
|
|
#define _ASM_ARG3W cx
|
|
|
|
#define _ASM_ARG1B al
|
|
#define _ASM_ARG2B dl
|
|
#define _ASM_ARG3B cl
|
|
|
|
#else
|
|
/* 64 bit */
|
|
|
|
#define _ASM_ARG1 _ASM_DI
|
|
#define _ASM_ARG2 _ASM_SI
|
|
#define _ASM_ARG3 _ASM_DX
|
|
#define _ASM_ARG4 _ASM_CX
|
|
#define _ASM_ARG5 r8
|
|
#define _ASM_ARG6 r9
|
|
|
|
#define _ASM_ARG1Q rdi
|
|
#define _ASM_ARG2Q rsi
|
|
#define _ASM_ARG3Q rdx
|
|
#define _ASM_ARG4Q rcx
|
|
#define _ASM_ARG5Q r8
|
|
#define _ASM_ARG6Q r9
|
|
|
|
#define _ASM_ARG1L edi
|
|
#define _ASM_ARG2L esi
|
|
#define _ASM_ARG3L edx
|
|
#define _ASM_ARG4L ecx
|
|
#define _ASM_ARG5L r8d
|
|
#define _ASM_ARG6L r9d
|
|
|
|
#define _ASM_ARG1W di
|
|
#define _ASM_ARG2W si
|
|
#define _ASM_ARG3W dx
|
|
#define _ASM_ARG4W cx
|
|
#define _ASM_ARG5W r8w
|
|
#define _ASM_ARG6W r9w
|
|
|
|
#define _ASM_ARG1B dil
|
|
#define _ASM_ARG2B sil
|
|
#define _ASM_ARG3B dl
|
|
#define _ASM_ARG4B cl
|
|
#define _ASM_ARG5B r8b
|
|
#define _ASM_ARG6B r9b
|
|
|
|
#endif
|
|
|
|
/*
|
|
* Macros to generate condition code outputs from inline assembly,
|
|
* The output operand must be type "bool".
|
|
*/
|
|
#ifdef __GCC_ASM_FLAG_OUTPUTS__
|
|
# define CC_SET(c) "\n\t/* output condition code " #c "*/\n"
|
|
# define CC_OUT(c) "=@cc" #c
|
|
#else
|
|
# define CC_SET(c) "\n\tset" #c " %[_cc_" #c "]\n"
|
|
# define CC_OUT(c) [_cc_ ## c] "=qm"
|
|
#endif
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
# include <asm/extable_fixup_types.h>
|
|
|
|
/* Exception table entry */
|
|
#ifdef __ASSEMBLY__
|
|
|
|
# define _ASM_EXTABLE_TYPE(from, to, type) \
|
|
.pushsection "__ex_table","a" ; \
|
|
.balign 4 ; \
|
|
.long (from) - . ; \
|
|
.long (to) - . ; \
|
|
.long type ; \
|
|
.popsection
|
|
|
|
# ifdef CONFIG_KPROBES
|
|
# define _ASM_NOKPROBE(entry) \
|
|
.pushsection "_kprobe_blacklist","aw" ; \
|
|
_ASM_ALIGN ; \
|
|
_ASM_PTR (entry); \
|
|
.popsection
|
|
# else
|
|
# define _ASM_NOKPROBE(entry)
|
|
# endif
|
|
|
|
#else /* ! __ASSEMBLY__ */
|
|
|
|
# define _ASM_EXTABLE_TYPE(from, to, type) \
|
|
" .pushsection \"__ex_table\",\"a\"\n" \
|
|
" .balign 4\n" \
|
|
" .long (" #from ") - .\n" \
|
|
" .long (" #to ") - .\n" \
|
|
" .long " __stringify(type) " \n" \
|
|
" .popsection\n"
|
|
|
|
/* For C file, we already have NOKPROBE_SYMBOL macro */
|
|
|
|
/*
|
|
* This output constraint should be used for any inline asm which has a "call"
|
|
* instruction. Otherwise the asm may be inserted before the frame pointer
|
|
* gets set up by the containing function. If you forget to do this, objtool
|
|
* may print a "call without frame pointer save/setup" warning.
|
|
*/
|
|
register unsigned long current_stack_pointer asm(_ASM_SP);
|
|
#define ASM_CALL_CONSTRAINT "+r" (current_stack_pointer)
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#define _ASM_EXTABLE(from, to) \
|
|
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_DEFAULT)
|
|
|
|
#define _ASM_EXTABLE_UA(from, to) \
|
|
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_UACCESS)
|
|
|
|
#define _ASM_EXTABLE_CPY(from, to) \
|
|
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_COPY)
|
|
|
|
#define _ASM_EXTABLE_FAULT(from, to) \
|
|
_ASM_EXTABLE_TYPE(from, to, EX_TYPE_FAULT)
|
|
|
|
#endif /* __KERNEL__ */
|
|
#endif /* _ASM_X86_ASM_H */
|