Victor Raj e1ca65a3cc ice: code cleanup in ice_sched.c
This patch does some clean up in the Tx scheduler code:

1. Adjust the stack variable usage
2. Modify the debug prints to display the FW error
3. Add additional debug prints while adding/removing VSIs

Signed-off-by: Victor Raj <victor.raj@intel.com>
Reviewed-by: Bruce Allan <bruce.w.allan@intel.com>
Signed-off-by: Anirudh Venkataramanan <anirudh.venkataramanan@intel.com>
Tested-by: Andrew Bowers <andrewx.bowers@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
2019-03-22 08:19:17 -07:00
..
2018-11-20 11:39:04 -08:00
2018-10-24 13:56:37 -07:00
2019-02-25 08:56:01 -08:00
2018-03-26 09:59:08 -07:00
2019-03-22 08:19:17 -07:00
2019-01-15 12:38:44 -08:00
2019-03-22 08:19:17 -07:00
2018-10-03 07:42:30 -07:00