Faiz Abbas e374e87538 mmc: sdhci_am654: Clear HISPD_ENA in some lower speed modes
According to the AM654x Data Manual[1], the setup timing in lower speed
modes can only be met if the controller uses a falling edge data launch.

To ensure this, the HIGH_SPEED_ENA (HOST_CONTROL[2]) bit should be
cleared in default speed, SD high speed, MMC high speed, SDR12 and SDR25
speed modes.

Use the sdhci writeb callback to implement this condition.

[1] http://www.ti.com/lit/gpn/am6546 Section 5.10.5.16.1

Signed-off-by: Faiz Abbas <faiz_abbas@ti.com>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2019-04-15 11:55:54 +02:00
..
2019-04-15 11:55:54 +02:00
2018-05-29 12:24:26 +02:00
2019-04-15 11:55:54 +02:00
2018-05-31 15:02:16 +02:00
2019-04-15 11:55:54 +02:00
2018-12-17 09:00:52 +01:00
2019-03-18 11:00:41 +01:00
2018-05-21 15:49:20 +02:00
2018-05-21 15:49:21 +02:00