Markos Chandras 6f50c83529 IRQCHIP: irq-mips-gic: Add support for CM3 64-bit timer irqs
CM3 uses a 64-bit counter and compare registers so add support for
them in the GIC counter interrupt.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Jason Cooper <jason@lakedaemon.net>
Cc: Andrew Bresticker <abrestic@chromium.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/10648/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2015-08-26 15:23:17 +02:00
..
2015-08-14 15:56:32 -07:00
2015-06-26 11:54:29 -07:00
2015-08-17 16:26:30 -07:00
2015-08-21 11:03:06 -07:00
2015-06-26 14:51:15 -07:00
2015-06-23 13:32:38 -07:00
2015-07-23 13:07:04 -07:00
2015-08-23 20:46:22 -07:00
2015-07-02 14:40:49 -07:00
2015-07-24 15:14:04 -06:00
2015-08-13 13:36:22 -07:00