Stephen Boyd e51fbc55d3 Merge branches 'clk-rockchip', 'clk-amlogic', 'clk-yaml', 'clk-zynq' and 'clk-socfpga' into clk-next
* clk-rockchip:
  clk: rockchip: export ACLK_VCODEC for RK3036
  clk: rockchip: fix rk3568 cpll clk gate bits
  clk: rockchip: Optimize PLL table memory usage

* clk-amlogic:
  clk: meson: g12a: Add missing NNA source clocks for g12b
  clk: meson: axg-audio: improve deferral handling
  clk: meson: g12a: fix gp0 and hifi ranges
  clk: meson: pll: switch to determine_rate for the PLL ops

* clk-yaml:
  dt-bindings: clock: gpio-mux-clock: Convert to json-schema

* clk-zynq:
  clk: zynqmp: Handle divider specific read only flag
  clk: zynqmp: Use firmware specific mux clock flags
  clk: zynqmp: Use firmware specific divider clock flags
  clk: zynqmp: Use firmware specific common clock flags
  clk: zynqmp: pll: Remove some dead code
  clk: zynqmp: fix compile testing without ZYNQMP_FIRMWARE

* clk-socfpga:
  clk: socfpga: clk-pll: Remove unused variable 'rc'
  clk: agilex/stratix10/n5x: fix how the bypass_reg is handled
  clk: agilex/stratix10: add support for the 2nd bypass
  clk: agilex/stratix10: fix bypass representation
  clk: agilex/stratix10: remove noc_clk
2021-06-29 13:33:16 -07:00
..
2021-05-04 11:24:46 -07:00
2021-02-22 10:05:12 -08:00
2021-04-26 12:20:49 -07:00
2021-05-05 12:39:29 -07:00
2021-03-17 21:22:06 -05:00
2021-05-07 13:06:34 -07:00
2021-04-28 15:50:24 -07:00
2021-04-28 15:50:24 -07:00
2021-05-06 09:53:40 -07:00
2021-04-28 15:50:24 -07:00
2021-05-05 12:39:29 -07:00
2021-04-28 15:50:24 -07:00
2021-04-28 15:59:13 -07:00
2021-05-04 11:13:33 -07:00
2021-04-09 21:46:15 +02:00
2021-04-30 12:48:14 -07:00
2021-04-28 15:50:24 -07:00
2021-02-22 10:05:12 -08:00
2021-04-26 12:30:36 -07:00
2021-04-28 15:50:24 -07:00
2021-04-29 14:24:39 -07:00