8adea9b945
Add binding documentation for topckgen, apmixedsys, infracfg, audsys, imgsys, mfgcfg, vdecsys on MT8167 SoC. Signed-off-by: Fabien Parent <fparent@baylibre.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20200918132303.2831815-1-fparent@baylibre.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
31 lines
909 B
Plaintext
31 lines
909 B
Plaintext
Mediatek imgsys controller
|
|
============================
|
|
|
|
The Mediatek imgsys controller provides various clocks to the system.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: Should be one of:
|
|
- "mediatek,mt2701-imgsys", "syscon"
|
|
- "mediatek,mt2712-imgsys", "syscon"
|
|
- "mediatek,mt6765-imgsys", "syscon"
|
|
- "mediatek,mt6779-imgsys", "syscon"
|
|
- "mediatek,mt6797-imgsys", "syscon"
|
|
- "mediatek,mt7623-imgsys", "mediatek,mt2701-imgsys", "syscon"
|
|
- "mediatek,mt8167-imgsys", "syscon"
|
|
- "mediatek,mt8173-imgsys", "syscon"
|
|
- "mediatek,mt8183-imgsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
|
|
The imgsys controller uses the common clk binding from
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
Example:
|
|
|
|
imgsys: clock-controller@15000000 {
|
|
compatible = "mediatek,mt8173-imgsys", "syscon";
|
|
reg = <0 0x15000000 0 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|