0482a4e6de
While no information about the H6 RSB controller is included in the datasheet or manual, the vendor BSP and power management blob both reference the RSB clock parent and register address. These values were verified by experimentation. Since this clock/reset are added late, the specifier is added at the end to maintain the existing DT binding. The code is kept in register order. Signed-off-by: Samuel Holland <samuel@sholland.org> Acked-by: Maxime Ripard <mripard@kernel.org> Signed-off-by: Chen-Yu Tsai <wens@csie.org>
19 lines
459 B
C
19 lines
459 B
C
/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
|
|
/*
|
|
* Copyright (C) 2016 Icenowy Zheng <icenowy@aosc.xyz>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_RST_SUN50I_H6_R_CCU_H_
|
|
#define _DT_BINDINGS_RST_SUN50I_H6_R_CCU_H_
|
|
|
|
#define RST_R_APB1_TIMER 0
|
|
#define RST_R_APB1_TWD 1
|
|
#define RST_R_APB1_PWM 2
|
|
#define RST_R_APB2_UART 3
|
|
#define RST_R_APB2_I2C 4
|
|
#define RST_R_APB1_IR 5
|
|
#define RST_R_APB1_W1 6
|
|
#define RST_R_APB2_RSB 7
|
|
|
|
#endif /* _DT_BINDINGS_RST_SUN50I_H6_R_CCU_H_ */
|