e93a67f5a0
This adds a new trace event to track the page fault request report. This event will provide almost all information defined in a page request descriptor. A sample output: | prq_report: dmar0/0000:00:0a.0 seq# 1: rid=0x50 addr=0x559ef6f97 r---- pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 2: rid=0x50 addr=0x559ef6f9c rw--l pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 3: rid=0x50 addr=0x559ef6f98 r---- pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 4: rid=0x50 addr=0x559ef6f9d rw--l pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 5: rid=0x50 addr=0x559ef6f99 r---- pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 6: rid=0x50 addr=0x559ef6f9e rw--l pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 7: rid=0x50 addr=0x559ef6f9a r---- pasid=0x2 index=0x1 | prq_report: dmar0/0000:00:0a.0 seq# 8: rid=0x50 addr=0x559ef6f9f rw--l pasid=0x2 index=0x1 This will be helpful for I/O page fault related debugging. Signed-off-by: Lu Baolu <baolu.lu@linux.intel.com> Link: https://lore.kernel.org/r/20210520031531.712333-1-baolu.lu@linux.intel.com Link: https://lore.kernel.org/r/20210610020115.1637656-13-baolu.lu@linux.intel.com Signed-off-by: Joerg Roedel <jroedel@suse.de>
95 lines
2.2 KiB
C
95 lines
2.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Intel IOMMU trace support
|
|
*
|
|
* Copyright (C) 2019 Intel Corporation
|
|
*
|
|
* Author: Lu Baolu <baolu.lu@linux.intel.com>
|
|
*/
|
|
#undef TRACE_SYSTEM
|
|
#define TRACE_SYSTEM intel_iommu
|
|
|
|
#if !defined(_TRACE_INTEL_IOMMU_H) || defined(TRACE_HEADER_MULTI_READ)
|
|
#define _TRACE_INTEL_IOMMU_H
|
|
|
|
#include <linux/tracepoint.h>
|
|
#include <linux/intel-iommu.h>
|
|
|
|
#define MSG_MAX 256
|
|
|
|
TRACE_EVENT(qi_submit,
|
|
TP_PROTO(struct intel_iommu *iommu, u64 qw0, u64 qw1, u64 qw2, u64 qw3),
|
|
|
|
TP_ARGS(iommu, qw0, qw1, qw2, qw3),
|
|
|
|
TP_STRUCT__entry(
|
|
__field(u64, qw0)
|
|
__field(u64, qw1)
|
|
__field(u64, qw2)
|
|
__field(u64, qw3)
|
|
__string(iommu, iommu->name)
|
|
),
|
|
|
|
TP_fast_assign(
|
|
__assign_str(iommu, iommu->name);
|
|
__entry->qw0 = qw0;
|
|
__entry->qw1 = qw1;
|
|
__entry->qw2 = qw2;
|
|
__entry->qw3 = qw3;
|
|
),
|
|
|
|
TP_printk("%s %s: 0x%llx 0x%llx 0x%llx 0x%llx",
|
|
__print_symbolic(__entry->qw0 & 0xf,
|
|
{ QI_CC_TYPE, "cc_inv" },
|
|
{ QI_IOTLB_TYPE, "iotlb_inv" },
|
|
{ QI_DIOTLB_TYPE, "dev_tlb_inv" },
|
|
{ QI_IEC_TYPE, "iec_inv" },
|
|
{ QI_IWD_TYPE, "inv_wait" },
|
|
{ QI_EIOTLB_TYPE, "p_iotlb_inv" },
|
|
{ QI_PC_TYPE, "pc_inv" },
|
|
{ QI_DEIOTLB_TYPE, "p_dev_tlb_inv" },
|
|
{ QI_PGRP_RESP_TYPE, "page_grp_resp" }),
|
|
__get_str(iommu),
|
|
__entry->qw0, __entry->qw1, __entry->qw2, __entry->qw3
|
|
)
|
|
);
|
|
|
|
TRACE_EVENT(prq_report,
|
|
TP_PROTO(struct intel_iommu *iommu, struct device *dev,
|
|
u64 dw0, u64 dw1, u64 dw2, u64 dw3,
|
|
unsigned long seq),
|
|
|
|
TP_ARGS(iommu, dev, dw0, dw1, dw2, dw3, seq),
|
|
|
|
TP_STRUCT__entry(
|
|
__field(u64, dw0)
|
|
__field(u64, dw1)
|
|
__field(u64, dw2)
|
|
__field(u64, dw3)
|
|
__field(unsigned long, seq)
|
|
__string(iommu, iommu->name)
|
|
__string(dev, dev_name(dev))
|
|
__dynamic_array(char, buff, MSG_MAX)
|
|
),
|
|
|
|
TP_fast_assign(
|
|
__entry->dw0 = dw0;
|
|
__entry->dw1 = dw1;
|
|
__entry->dw2 = dw2;
|
|
__entry->dw3 = dw3;
|
|
__entry->seq = seq;
|
|
__assign_str(iommu, iommu->name);
|
|
__assign_str(dev, dev_name(dev));
|
|
),
|
|
|
|
TP_printk("%s/%s seq# %ld: %s",
|
|
__get_str(iommu), __get_str(dev), __entry->seq,
|
|
decode_prq_descriptor(__get_str(buff), MSG_MAX, __entry->dw0,
|
|
__entry->dw1, __entry->dw2, __entry->dw3)
|
|
)
|
|
);
|
|
#endif /* _TRACE_INTEL_IOMMU_H */
|
|
|
|
/* This part must be outside protection */
|
|
#include <trace/define_trace.h>
|