Paul Burton e70ac023f9 MIPS: Allow emulation for unaligned [LS]DXC1 instructions
If an address error exception occurs for a LDXC1 or SDXC1 instruction,
within the cop1x opcode space, allow it to be passed through to the FPU
emulator rather than resulting in a SIGILL. This causes LDXC1 & SDXC1 to
be handled in a manner consistent with the more common LDC1 & SDC1
instructions.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Tested-by: Aurelien Jarno <aurelien@aurel32.net>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/13143/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2016-05-13 15:30:25 +02:00
..
2016-05-13 15:30:25 +02:00
2016-02-19 09:51:43 +01:00
2016-05-13 15:30:25 +02:00
2016-04-03 12:32:09 +02:00
2016-04-03 12:32:09 +02:00
2016-05-13 14:02:18 +02:00
2016-05-13 15:30:25 +02:00
2016-02-25 14:41:20 -08:00
2016-05-13 14:02:18 +02:00
2015-11-11 08:36:36 +01:00