Eric Anholt e76a16deb8 drm/i915: Fix tiling pitch handling on 8xx.
The pitch field is an exponent on pre-965, so we were rejecting buffers
on 8xx that we shouldn't have.  915 got lucky in that the largest legal
value happened to match (8KB / 512 = 0x10), but 8xx has a smaller tile width.
Additionally, we programmed that bad value into the register on 8xx, so the
only pitch that would work correctly was 4096 (512-1023 pixels), while others
would probably give bad rendering or hangs.

Signed-off-by: Eric Anholt <eric@anholt.net>

fd.o bug #20473.
2009-05-26 19:11:31 -07:00
..
2009-05-22 07:30:41 -07:00
2009-04-21 13:41:51 -07:00
2009-05-26 12:57:36 +10:00
2009-05-18 08:36:21 -07:00
2009-05-07 17:28:59 +02:00
2009-04-14 19:46:19 -07:00
2009-05-22 21:47:52 -07:00
2009-04-05 00:32:22 +02:00