Peter De Schrijver e827ba1840 clk: tegra: Add super clock mux/divider
Add a super clock type which implements both mux and divider. This is
used for aclk.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Tested-by: Mikko Perttunen <mperttunen@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2017-03-20 14:07:33 +01:00
..
2017-03-03 16:15:48 -08:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-11-16 11:19:20 -08:00
2017-02-10 09:17:38 -08:00
2016-03-02 17:48:26 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00