Shaik Sajida Bhanu
3e5a8e8494
mmc: sdhci-msm: Reset GCC_SDCC_BCR register for SDHC
...
Reset GCC_SDCC_BCR register before every fresh initilazation. This will
reset whole SDHC-msm controller, clears the previous power control
states and avoids, software reset timeout issues as below.
[ 5.458061][ T262] mmc1: Reset 0x1 never completed.
[ 5.462454][ T262] mmc1: sdhci: ============ SDHCI REGISTER DUMP ===========
[ 5.469065][ T262] mmc1: sdhci: Sys addr: 0x00000000 | Version: 0x00007202
[ 5.475688][ T262] mmc1: sdhci: Blk size: 0x00000000 | Blk cnt: 0x00000000
[ 5.482315][ T262] mmc1: sdhci: Argument: 0x00000000 | Trn mode: 0x00000000
[ 5.488927][ T262] mmc1: sdhci: Present: 0x01f800f0 | Host ctl: 0x00000000
[ 5.495539][ T262] mmc1: sdhci: Power: 0x00000000 | Blk gap: 0x00000000
[ 5.502162][ T262] mmc1: sdhci: Wake-up: 0x00000000 | Clock: 0x00000003
[ 5.508768][ T262] mmc1: sdhci: Timeout: 0x00000000 | Int stat: 0x00000000
[ 5.515381][ T262] mmc1: sdhci: Int enab: 0x00000000 | Sig enab: 0x00000000
[ 5.521996][ T262] mmc1: sdhci: ACmd stat: 0x00000000 | Slot int: 0x00000000
[ 5.528607][ T262] mmc1: sdhci: Caps: 0x362dc8b2 | Caps_1: 0x0000808f
[ 5.535227][ T262] mmc1: sdhci: Cmd: 0x00000000 | Max curr: 0x00000000
[ 5.541841][ T262] mmc1: sdhci: Resp[0]: 0x00000000 | Resp[1]: 0x00000000
[ 5.548454][ T262] mmc1: sdhci: Resp[2]: 0x00000000 | Resp[3]: 0x00000000
[ 5.555079][ T262] mmc1: sdhci: Host ctl2: 0x00000000
[ 5.559651][ T262] mmc1: sdhci_msm: ----------- VENDOR REGISTER DUMP-----------
[ 5.566621][ T262] mmc1: sdhci_msm: DLL sts: 0x00000000 | DLL cfg: 0x6000642c | DLL cfg2: 0x0020a000
[ 5.575465][ T262] mmc1: sdhci_msm: DLL cfg3: 0x00000000 | DLL usr ctl: 0x00010800 | DDR cfg: 0x80040873
[ 5.584658][ T262] mmc1: sdhci_msm: Vndr func: 0x00018a9c | Vndr func2 : 0xf88218a8 Vndr func3: 0x02626040
Fixes: 0eb0d9f4de34 ("mmc: sdhci-msm: Initial support for Qualcomm chipsets")
Signed-off-by: Shaik Sajida Bhanu <quic_c_sbhanu@quicinc.com>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de>
Tested-by: Konrad Dybcio <konrad.dybcio@somainline.org>
Cc: stable@vger.kernel.org
Link: https://lore.kernel.org/r/1650816153-23797-1-git-send-email-quic_c_sbhanu@quicinc.com
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2022-05-04 12:31:55 +02:00
..
2020-09-07 14:24:21 +02:00
2021-02-08 13:00:31 +01:00
2021-12-28 17:42:51 +01:00
2021-12-17 11:23:56 +05:30
2020-09-07 14:24:21 +02:00
2019-12-18 12:55:11 +01:00
2021-03-30 11:42:06 +02:00
2021-02-15 10:43:23 +01:00
2021-10-26 17:37:06 +02:00
2021-10-21 10:49:32 -06:00
2021-08-24 10:15:32 +02:00
2021-02-01 12:02:33 +01:00
2022-03-15 10:29:53 +01:00
2020-09-07 14:24:21 +02:00
2021-12-21 13:28:41 +01:00
2021-12-14 21:35:25 +01:00
2021-03-31 14:47:53 +02:00
2021-06-14 13:57:42 +02:00
2022-03-07 12:56:48 +01:00
2022-03-07 12:56:38 +01:00
2022-03-07 12:56:38 +01:00
2022-01-18 09:13:30 +02:00
2022-02-28 13:06:21 +01:00
2022-02-28 13:06:21 +01:00
2022-02-28 13:06:21 +01:00
2022-02-28 13:18:12 +01:00
2021-12-20 11:19:01 +01:00
2021-12-21 13:22:34 +01:00
2020-05-28 11:22:14 +02:00
2021-12-21 13:22:34 +01:00
2020-05-28 11:20:59 +02:00
2020-05-28 11:20:59 +02:00
2022-02-09 13:00:45 +00:00
2022-04-04 12:17:46 +02:00
2021-12-21 13:06:10 +01:00
2020-03-24 14:35:40 +01:00
2022-01-31 15:36:34 +01:00
2022-03-15 10:31:07 +01:00
2020-09-07 14:20:17 +02:00
2022-01-12 19:59:05 +01:00
2021-10-19 13:02:58 +02:00
2021-06-14 13:57:42 +02:00
2021-12-14 21:35:24 +01:00
2021-02-08 13:00:31 +01:00
2021-04-12 13:52:47 +02:00
2020-11-24 12:35:34 +01:00
2022-04-07 12:48:19 +02:00
2022-03-07 12:54:31 +01:00
2021-08-24 10:15:35 +02:00
2021-11-19 11:32:39 +01:00
2022-03-28 12:27:35 -07:00
2020-09-25 13:24:02 +02:00
2021-06-14 13:57:34 +02:00
2022-02-28 13:23:51 +01:00
2020-09-07 14:20:17 +02:00
2019-11-13 16:10:16 +01:00
2021-12-01 20:14:26 +01:00
2020-09-07 14:20:17 +02:00
2021-03-30 12:42:44 +02:00
2020-09-07 14:24:21 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2021-12-14 21:35:26 +01:00
2021-03-30 11:42:07 +02:00
2020-10-28 11:07:01 +01:00
2021-08-27 16:30:36 +02:00
2020-09-07 14:24:21 +02:00
2022-05-04 12:31:55 +02:00
2021-10-12 10:21:17 +02:00
2021-06-23 16:39:08 -06:00
2021-06-14 13:57:44 +02:00
2022-02-28 13:06:22 +01:00
2021-03-30 11:42:07 +02:00
2022-03-07 12:54:31 +01:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:24:21 +02:00
2021-10-21 21:39:50 +02:00
2021-12-14 21:35:25 +01:00
2022-03-15 10:27:49 +01:00
2021-12-28 17:26:41 +01:00
2021-12-14 21:35:25 +01:00
2020-11-16 11:59:30 +01:00
2019-09-11 15:58:39 +02:00
2021-02-01 11:13:09 +01:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2021-10-12 10:21:18 +02:00
2020-09-07 14:20:17 +02:00
2021-10-12 10:21:19 +02:00
2021-04-12 13:52:48 +02:00
2022-02-28 13:06:22 +01:00
2020-12-11 10:08:37 +01:00
2022-04-04 12:17:46 +02:00
2020-12-11 10:08:37 +01:00
2021-11-17 10:34:06 +01:00
2021-11-17 10:34:06 +01:00
2020-05-28 11:22:14 +02:00
2022-02-28 16:11:47 +01:00
2022-05-04 11:50:12 +02:00
2021-08-24 16:59:39 +02:00
2021-12-14 21:35:22 +01:00
2020-11-17 12:46:39 +01:00
2022-03-15 10:31:24 +01:00
2021-03-30 11:41:59 +02:00
2021-08-24 15:16:08 +02:00
2021-08-24 16:59:39 +02:00
2021-10-26 17:31:58 +02:00
2021-02-08 13:00:31 +01:00
2022-02-28 13:06:22 +01:00