Shunli Wang e986211827 clk: mediatek: Add MT2701 clock support
Add MT2701 clock support, include topckgen, apmixedsys,
infracfg, pericfg and subsystem clocks.

Signed-off-by: Shunli Wang <shunli.wang@mediatek.com>
Signed-off-by: James Liao <jamesjj.liao@mediatek.com>
Signed-off-by: Erin Lo <erin.lo@mediatek.com>
Tested-by: John Crispin <blogic@openwrt.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-11-08 15:59:49 -08:00
..
2016-10-14 12:50:05 -07:00
2016-10-11 15:06:33 -07:00
2016-10-07 21:23:40 -07:00
2016-10-06 17:13:54 -07:00
2016-10-07 21:23:40 -07:00
2016-10-04 10:56:14 -07:00
2016-10-05 14:50:51 -07:00
2016-10-14 13:43:08 -07:00
2016-10-11 12:52:41 -07:00
2016-09-27 12:33:47 +02:00
2016-10-11 15:06:33 -07:00
2016-10-14 15:17:12 -07:00
2016-10-07 21:23:40 -07:00
2016-10-07 08:35:35 -07:00
2016-10-03 20:17:35 -07:00
2016-10-14 13:43:08 -07:00
2016-10-07 21:23:40 -07:00
2016-10-07 21:23:40 -07:00
2016-10-07 21:23:40 -07:00
2016-10-13 16:52:39 -07:00
2016-10-06 17:03:49 -07:00
2016-10-14 13:13:44 -07:00
2016-10-07 09:28:53 -07:00
2016-10-14 11:37:50 -07:00
2016-10-14 11:07:42 -07:00
2016-10-11 15:06:33 -07:00
2016-10-11 15:06:33 -07:00
2016-09-29 13:36:38 -06:00
2016-10-06 11:19:10 -07:00