Stephen Boyd
ea4f7872c7
Merge branches 'clk-ingenic-fixes', 'clk-max9485', 'clk-pxa-32k-pll', 'clk-aspeed' and 'clk-imx6sll-gpio' into clk-next ...
* clk-ingenic-fixes:
: - Ingenic i2s bit update and allow UDC clk to gate
clk: ingenic: Add missing flag for UDC clock
clk: ingenic: Fix incorrect data for the i2s clock
* clk-max9485:
: - Maxim 9485 Programmable Clock Generator
clk: Add driver for MAX9485
dts: clk: add devicetree bindings for MAX9485
* clk-pxa-32k-pll:
: - Expose 32 kHz PLL on PXA SoCs
clk: pxa: export 32kHz PLL
* clk-aspeed:
: - Fix name of aspeed SDC clk define to have only one 'CLK'
clk: aspeed: Fix SDCLK name
* clk-imx6sll-gpio:
: - imx6sll GPIO clk gate support
clk: imx6sll: add GPIO LPCGs
2018-08-14 22:58:39 -07:00
2014-10-28 10:47:57 +01:00
2017-12-15 09:39:11 -08:00
2014-06-10 16:53:25 -07:00
2018-08-14 22:58:39 -07:00
2017-11-02 11:10:55 +01:00
2018-05-02 15:08:34 +02:00
2018-04-05 21:18:09 -07:00
2015-08-24 14:05:09 +02:00
2017-11-02 11:10:55 +01:00
2018-03-14 10:13:22 -07:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2018-02-22 12:45:42 -05:00
2018-05-18 22:45:01 +02:00
2018-03-05 09:04:25 +01:00
2017-09-04 21:19:02 +02:00
2017-11-02 11:10:55 +01:00
2018-04-20 11:39:09 -04:00
2018-05-20 21:51:31 +05:30
2018-05-02 14:36:08 +02:00
2018-06-11 18:15:22 -07:00
2017-11-02 11:10:55 +01:00
2014-10-20 12:23:50 +01:00
2018-06-04 12:37:41 -07:00
2018-05-11 12:13:25 +09:00
2018-05-30 11:37:30 +01:00
2014-02-15 11:55:28 -08:00
2017-11-16 15:48:26 -08:00
ea4f7872c7