Lubomir Rintel ea56ad6026 clk: mmp2: Stop pretending PLL outputs are constant
The hardcoded values for PLL1 and PLL2 are wrong. PLL1 is slightly
off -- it defaults to 797.33 MHz, not 800 MHz. PLL2 is disabled by default,
but also configurable.

Tested on a MMP2-based OLPC XO-1.75 laptop, with PLL1=797.33 and various
values of PLL2 set via set-pll2-520mhz, set-pll2-910mhz and
set-pll2-988mhz Open Firmware words.

Signed-off-by: Lubomir Rintel <lkundrak@v3.sk>
Link: https://lkml.kernel.org/r/20200309194254.29009-6-lkundrak@v3.sk
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2020-03-20 18:19:31 -07:00
..
2020-01-04 23:34:39 -08:00
2020-01-04 23:34:39 -08:00
2019-05-30 16:33:37 -07:00
2020-02-08 14:17:27 -08:00
2020-01-04 23:34:39 -08:00
2018-12-11 09:57:47 -08:00
2020-01-28 13:26:48 -08:00
2019-07-15 20:18:40 -07:00