Maxime Ripard eb662f8547 clk: sunxi: pll2: Add A13 support
The A13, unlike the A10 and A20, doesn't use a pass-through exception for
the 0 value in the pre and post dividers, but increments all the values
written in the register by one.

Add an exception for both these cases to handle them nicely.

Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Reviewed-by: Chen-Yu Tsai <wens@csie.org>
2015-10-21 21:51:28 +02:00
..
2015-07-20 11:11:36 -07:00
2015-07-20 11:11:08 -07:00
2015-10-21 21:51:28 +02:00
2015-09-01 13:09:20 -07:00
2015-09-01 12:18:40 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2015-04-10 14:44:43 -07:00
2015-07-20 10:53:00 -07:00
2015-07-20 11:11:35 -07:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2015-05-06 11:58:57 +01:00
2015-06-20 13:29:48 -07:00
2015-10-21 21:51:27 +02:00