Yuval Mintz 8f60bafec3 qed: Enlrage the drain timeout
In the scenario where slowpath configuration isn't passing due to
various pause configurations affecting the chip, the theoretical time
required in worst-case-scenario to empty hw fifos sufficiently to
guarantee that slowpath configuration would flow is currently
insufficient.

This increases such a drain request to the theoretical maximum.

Signed-off-by: Yuval Mintz <Yuval.Mintz@qlogic.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2016-03-11 15:20:20 -05:00
..
2016-03-02 14:04:18 -05:00
2016-03-11 15:20:20 -05:00
2016-02-17 16:04:42 -05:00
2016-02-17 16:04:42 -05:00
2016-03-11 15:20:20 -05:00
2016-03-11 15:20:20 -05:00
2016-02-21 22:49:16 -05:00
2016-03-11 15:20:19 -05:00