Maciej W. Rozycki ed2d72c1eb MIPS: Respect the FCSR exception mask for `si_code'
Respect the FCSR exception mask when interpreting the IEEE 754 exception
condition to report with SIGFPE in `si_code', so as not to use one that
has been masked where a different one set in parallel caused the FPE
hardware exception to trigger.  As per the IEEE Std 754 the Inexact
exception can happen together with Overflow or Underflow.

Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9703/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2015-04-08 01:10:15 +02:00
..
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2015-04-08 01:09:01 +02:00
2014-05-24 00:07:01 +02:00
2011-12-07 22:03:45 +00:00
2014-11-24 07:44:52 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-08-26 13:45:51 -04:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2013-02-01 10:00:22 +01:00
2014-05-02 16:39:10 +01:00
2014-08-02 00:06:37 +02:00
2015-01-13 15:53:09 +01:00
2015-01-13 15:53:09 +01:00
2014-08-06 13:04:30 +02:00
2015-02-16 10:01:24 +00:00
2014-05-24 00:07:01 +02:00
2014-05-24 00:07:01 +02:00
2014-11-24 07:45:38 +01:00
2014-05-24 00:07:01 +02:00