ed3baacd76
The prepare() ioctl for BE dai link gets called both when the stream is started and when it is resumed from suspend. SOF uses this ioctl to set the hw params again only if the stream has been suspended. When the stream is started, the hw_params ioctl gets called before prepare() and hw_params is set for the BE dai link. So the prepare call does not need to do anything further. When the stream resumes after system suspend, SOF requires that the hw_params be set again for the BE dai. In order to determine which streams should set the hw params during prepare(), an internal flag called "hw_params_upon_resume" is introduced in struct sof_intel_hda_stream. The flag is set for hda streams when the sof device suspends and is cleared after hw_params is set. Signed-off-by: Ranjani Sridharan <ranjani.sridharan@linux.intel.com> Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> Signed-off-by: Mark Brown <broonie@kernel.org>
113 lines
3.0 KiB
C
113 lines
3.0 KiB
C
// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
|
|
//
|
|
// This file is provided under a dual BSD/GPLv2 license. When using or
|
|
// redistributing this file, you may do so under either license.
|
|
//
|
|
// Copyright(c) 2018 Intel Corporation. All rights reserved.
|
|
//
|
|
// Authors: Liam Girdwood <liam.r.girdwood@linux.intel.com>
|
|
// Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
|
|
// Rander Wang <rander.wang@intel.com>
|
|
// Keyon Jie <yang.jie@linux.intel.com>
|
|
//
|
|
|
|
/*
|
|
* Hardware interface for audio DSP on Apollolake and GeminiLake
|
|
*/
|
|
|
|
#include "../sof-priv.h"
|
|
#include "hda.h"
|
|
|
|
static const struct snd_sof_debugfs_map apl_dsp_debugfs[] = {
|
|
{"hda", HDA_DSP_HDA_BAR, 0, 0x4000, SOF_DEBUGFS_ACCESS_ALWAYS},
|
|
{"pp", HDA_DSP_PP_BAR, 0, 0x1000, SOF_DEBUGFS_ACCESS_ALWAYS},
|
|
{"dsp", HDA_DSP_BAR, 0, 0x10000, SOF_DEBUGFS_ACCESS_ALWAYS},
|
|
};
|
|
|
|
/* apollolake ops */
|
|
const struct snd_sof_dsp_ops sof_apl_ops = {
|
|
/* probe and remove */
|
|
.probe = hda_dsp_probe,
|
|
.remove = hda_dsp_remove,
|
|
|
|
/* Register IO */
|
|
.write = sof_io_write,
|
|
.read = sof_io_read,
|
|
.write64 = sof_io_write64,
|
|
.read64 = sof_io_read64,
|
|
|
|
/* Block IO */
|
|
.block_read = sof_block_read,
|
|
.block_write = sof_block_write,
|
|
|
|
/* doorbell */
|
|
.irq_handler = hda_dsp_ipc_irq_handler,
|
|
.irq_thread = hda_dsp_ipc_irq_thread,
|
|
|
|
/* ipc */
|
|
.send_msg = hda_dsp_ipc_send_msg,
|
|
.fw_ready = hda_dsp_ipc_fw_ready,
|
|
|
|
.ipc_msg_data = hda_ipc_msg_data,
|
|
.ipc_pcm_params = hda_ipc_pcm_params,
|
|
|
|
/* debug */
|
|
.debug_map = apl_dsp_debugfs,
|
|
.debug_map_count = ARRAY_SIZE(apl_dsp_debugfs),
|
|
.dbg_dump = hda_dsp_dump,
|
|
|
|
/* stream callbacks */
|
|
.pcm_open = hda_dsp_pcm_open,
|
|
.pcm_close = hda_dsp_pcm_close,
|
|
.pcm_hw_params = hda_dsp_pcm_hw_params,
|
|
.pcm_trigger = hda_dsp_pcm_trigger,
|
|
.pcm_pointer = hda_dsp_pcm_pointer,
|
|
|
|
/* firmware loading */
|
|
.load_firmware = snd_sof_load_firmware_raw,
|
|
|
|
/* firmware run */
|
|
.run = hda_dsp_cl_boot_firmware,
|
|
|
|
/* pre/post fw run */
|
|
.pre_fw_run = hda_dsp_pre_fw_run,
|
|
.post_fw_run = hda_dsp_post_fw_run,
|
|
|
|
/* dsp core power up/down */
|
|
.core_power_up = hda_dsp_enable_core,
|
|
.core_power_down = hda_dsp_core_reset_power_down,
|
|
|
|
/* trace callback */
|
|
.trace_init = hda_dsp_trace_init,
|
|
.trace_release = hda_dsp_trace_release,
|
|
.trace_trigger = hda_dsp_trace_trigger,
|
|
|
|
/* DAI drivers */
|
|
.drv = skl_dai,
|
|
.num_drv = SOF_SKL_NUM_DAIS,
|
|
|
|
/* PM */
|
|
.suspend = hda_dsp_suspend,
|
|
.resume = hda_dsp_resume,
|
|
.runtime_suspend = hda_dsp_runtime_suspend,
|
|
.runtime_resume = hda_dsp_runtime_resume,
|
|
.set_hw_params_upon_resume = hda_dsp_set_hw_params_upon_resume,
|
|
};
|
|
EXPORT_SYMBOL(sof_apl_ops);
|
|
|
|
const struct sof_intel_dsp_desc apl_chip_info = {
|
|
/* Apollolake */
|
|
.cores_num = 2,
|
|
.init_core_mask = 1,
|
|
.cores_mask = HDA_DSP_CORE_MASK(0) | HDA_DSP_CORE_MASK(1),
|
|
.ipc_req = HDA_DSP_REG_HIPCI,
|
|
.ipc_req_mask = HDA_DSP_REG_HIPCI_BUSY,
|
|
.ipc_ack = HDA_DSP_REG_HIPCIE,
|
|
.ipc_ack_mask = HDA_DSP_REG_HIPCIE_DONE,
|
|
.ipc_ctl = HDA_DSP_REG_HIPCCTL,
|
|
.rom_init_timeout = 150,
|
|
.ssp_count = APL_SSP_COUNT,
|
|
.ssp_base_offset = APL_SSP_BASE_OFFSET,
|
|
};
|
|
EXPORT_SYMBOL(apl_chip_info);
|