Lars-Peter Clausen ee0ebe8100 spi: cadence: Fix 3-to-8 mux mode
In 3-to-8 mux mode for the CS pins we need to set the PERI_SEL bit in the
control register. Currently the driver never sets this bit even when
configured for 3-to-8 mux mode. This patch adds code which sets the bit
during device initialization when necessary.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
Acked-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2014-11-28 11:42:11 +00:00
..
2014-10-11 11:34:07 -07:00
2014-10-15 07:23:49 +02:00
2014-10-08 17:37:16 -04:00
2014-10-10 22:07:55 -04:00
2014-10-15 07:23:49 +02:00
2014-10-10 16:40:14 -04:00
2014-10-07 21:29:18 -04:00
2014-10-15 06:58:16 +02:00
2014-10-11 06:47:50 -04:00
2014-10-11 20:29:01 -04:00
2014-10-08 17:37:16 -04:00
2014-11-28 11:42:11 +00:00
2014-10-15 07:23:49 +02:00
2014-10-10 16:40:14 -04:00
2014-10-11 20:29:01 -04:00