Richard Fitzgerald f1040e86f8
ASoC: cs42l42: PLL must be running when changing MCLK_SRC_SEL
Both SCLK and PLL clocks must be running to drive the glitch-free mux
behind MCLK_SRC_SEL and complete the switchover.

This patch moves the writing of MCLK_SRC_SEL to when the PLL is started
and stopped, so that it only transitions while the PLL is running.
The unconditional write MCLK_SRC_SEL=0 in cs42l42_mute_stream() is safe
because if the PLL is not running MCLK_SRC_SEL is already 0.

Signed-off-by: Richard Fitzgerald <rf@opensource.cirrus.com>
Fixes: 43fc357199f9 ("ASoC: cs42l42: Set clock source for both ways of stream")
Link: https://lore.kernel.org/r/20210805161111.10410-1-rf@opensource.cirrus.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-08-05 20:17:13 +01:00
..
2021-03-18 13:50:35 +00:00
2021-04-20 17:25:51 +01:00
2021-04-20 17:25:51 +01:00
2021-03-10 13:10:37 +00:00
2021-03-10 09:34:06 +01:00
2021-03-31 18:00:38 +01:00
2021-03-31 18:00:38 +01:00
2021-02-04 18:45:19 +00:00
2018-04-26 12:44:15 +01:00
2019-06-12 13:52:26 +01:00
2020-01-10 13:31:49 +00:00
2021-03-10 13:09:57 +00:00
2020-05-07 13:18:04 +01:00
2021-03-10 13:09:58 +00:00
2021-03-10 13:09:59 +00:00
2019-07-26 13:10:09 +01:00
2021-03-10 13:10:05 +00:00
2021-03-10 13:10:06 +00:00
2021-03-10 13:10:07 +00:00
2020-12-09 17:00:33 +00:00
2018-05-18 11:20:11 +01:00
2018-06-01 12:05:30 +01:00
2020-07-20 15:34:29 +01:00
2020-10-26 15:27:13 +01:00
2020-10-02 21:05:29 +01:00
2021-03-11 13:24:15 +00:00
2021-03-11 13:24:17 +00:00