c962f10f39
The D1 has a CCU and a R_CCU (PRCM CCU) like most other sunxi SoCs, with 3 and 4 clock inputs, respectively. Add the compatibles and bindings. Signed-off-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Maxime Ripard <maxime@cerno.tech> Link: https://lore.kernel.org/r/20211119043545.4010-2-samuel@sholland.org
17 lines
411 B
C
17 lines
411 B
C
/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
|
|
/*
|
|
* Copyright (C) 2021 Samuel Holland <samuel@sholland.org>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_RST_SUN20I_D1_R_CCU_H_
|
|
#define _DT_BINDINGS_RST_SUN20I_D1_R_CCU_H_
|
|
|
|
#define RST_BUS_R_TIMER 0
|
|
#define RST_BUS_R_TWD 1
|
|
#define RST_BUS_R_PPU 2
|
|
#define RST_BUS_R_IR_RX 3
|
|
#define RST_BUS_R_RTC 4
|
|
#define RST_BUS_R_CPUCFG 5
|
|
|
|
#endif /* _DT_BINDINGS_RST_SUN20I_D1_R_CCU_H_ */
|