4cb15934ba
To avoid future mistakes in the device tree for the clockgen module, add constants for the clockgen subtype as well as a macro for the PLL divider. Signed-off-by: Michael Walle <michael@walle.cc> Acked-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20201108185113.31377-4-michael@walle.cc Signed-off-by: Stephen Boyd <sboyd@kernel.org>
16 lines
374 B
C
16 lines
374 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#ifndef DT_CLOCK_FSL_QORIQ_CLOCKGEN_H
|
|
#define DT_CLOCK_FSL_QORIQ_CLOCKGEN_H
|
|
|
|
#define QORIQ_CLK_SYSCLK 0
|
|
#define QORIQ_CLK_CMUX 1
|
|
#define QORIQ_CLK_HWACCEL 2
|
|
#define QORIQ_CLK_FMAN 3
|
|
#define QORIQ_CLK_PLATFORM_PLL 4
|
|
#define QORIQ_CLK_CORECLK 5
|
|
|
|
#define QORIQ_CLK_PLL_DIV(x) ((x) - 1)
|
|
|
|
#endif /* DT_CLOCK_FSL_QORIQ_CLOCKGEN_H */
|