ecc79ab919
Add device nodes for the Timer Units (TMU) on the R-Mobile APE6 SoC, and the clocks serving them. Note that TMU channels 1 and 2 are not added, as their interrupts are not wired to the interrupt controller for the AP-System Core (INTC-SYS), only to the interrupt controller for the AP-Realtime Core (INTC-RT). Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Link: https://lore.kernel.org/r/1a60832f3ba37afb4a5791f4e5db4610ab31beb3.1710864964.git.geert+renesas@glider.be
65 lines
1.5 KiB
C
65 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright 2014 Ulrich Hecht
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_CLOCK_R8A73A4_H__
|
|
#define __DT_BINDINGS_CLOCK_R8A73A4_H__
|
|
|
|
/* CPG */
|
|
#define R8A73A4_CLK_MAIN 0
|
|
#define R8A73A4_CLK_PLL0 1
|
|
#define R8A73A4_CLK_PLL1 2
|
|
#define R8A73A4_CLK_PLL2 3
|
|
#define R8A73A4_CLK_PLL2S 4
|
|
#define R8A73A4_CLK_PLL2H 5
|
|
#define R8A73A4_CLK_Z 6
|
|
#define R8A73A4_CLK_Z2 7
|
|
#define R8A73A4_CLK_I 8
|
|
#define R8A73A4_CLK_M3 9
|
|
#define R8A73A4_CLK_B 10
|
|
#define R8A73A4_CLK_M1 11
|
|
#define R8A73A4_CLK_M2 12
|
|
#define R8A73A4_CLK_ZX 13
|
|
#define R8A73A4_CLK_ZS 14
|
|
#define R8A73A4_CLK_HP 15
|
|
|
|
/* MSTP1 */
|
|
#define R8A73A4_CLK_TMU0 25
|
|
#define R8A73A4_CLK_TMU3 21
|
|
|
|
/* MSTP2 */
|
|
#define R8A73A4_CLK_DMAC 18
|
|
#define R8A73A4_CLK_SCIFB3 17
|
|
#define R8A73A4_CLK_SCIFB2 16
|
|
#define R8A73A4_CLK_SCIFB1 7
|
|
#define R8A73A4_CLK_SCIFB0 6
|
|
#define R8A73A4_CLK_SCIFA0 4
|
|
#define R8A73A4_CLK_SCIFA1 3
|
|
|
|
/* MSTP3 */
|
|
#define R8A73A4_CLK_CMT1 29
|
|
#define R8A73A4_CLK_IIC1 23
|
|
#define R8A73A4_CLK_IIC0 18
|
|
#define R8A73A4_CLK_IIC7 17
|
|
#define R8A73A4_CLK_IIC6 16
|
|
#define R8A73A4_CLK_MMCIF0 15
|
|
#define R8A73A4_CLK_SDHI0 14
|
|
#define R8A73A4_CLK_SDHI1 13
|
|
#define R8A73A4_CLK_SDHI2 12
|
|
#define R8A73A4_CLK_MMCIF1 5
|
|
#define R8A73A4_CLK_IIC2 0
|
|
|
|
/* MSTP4 */
|
|
#define R8A73A4_CLK_IIC3 11
|
|
#define R8A73A4_CLK_IIC4 10
|
|
#define R8A73A4_CLK_IIC5 9
|
|
#define R8A73A4_CLK_INTC_SYS 8
|
|
#define R8A73A4_CLK_IRQC 7
|
|
|
|
/* MSTP5 */
|
|
#define R8A73A4_CLK_THERMAL 22
|
|
#define R8A73A4_CLK_IIC8 15
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_R8A73A4_H__ */
|