Will Deacon f600b9fcd2 ARM: cti: fix manipulation of debug lock registers
The LOCKSTATUS register for memory-mapped coresight devices indicates
whether or not the device in question implements hardware locking. If
not, locking is not present (i.e. LSR.SLI == 0) and LAR is write-ignore,
so software doesn't actually need to check the status register at all.

This patch removes the broken LSR checks.

Cc: Ming Lei <ming.lei@canonical.com>
Reported-by: Mike Williams <michael.williams@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2012-11-15 21:39:34 +00:00
..
2012-07-05 13:06:32 +01:00
2012-10-02 08:58:07 +02:00
2012-03-28 18:30:01 +01:00
2012-03-28 18:30:01 +01:00
2012-03-28 18:30:01 +01:00
2012-03-28 18:30:01 +01:00
2012-04-26 12:06:11 +02:00
2012-03-28 18:30:01 +01:00
2012-03-28 18:30:01 +01:00
2012-07-05 09:50:55 +01:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00
2012-09-14 09:21:59 -05:00
2012-03-20 21:48:30 +08:00
2012-09-14 13:53:39 +00:00
2010-10-07 14:08:55 +01:00
2010-10-29 13:14:40 -05:00
2012-07-24 15:27:28 +08:00
2012-10-02 08:58:07 +02:00
2012-02-23 20:19:04 -07:00
2012-03-24 09:38:54 +00:00
2010-10-01 22:32:18 -04:00
2012-03-28 18:30:01 +01:00
2012-08-08 16:34:01 +00:00
2012-10-06 00:19:06 +01:00
2011-03-31 11:26:23 -03:00
2012-01-16 08:56:25 -06:00
2011-07-12 11:19:29 -05:00
2012-09-19 08:32:52 +01:00