Peter Ujfalusi a74c52def9 clk: ti: clk-7xx: Correct ABE DPLL configuration
ABE DPLL frequency need to be lowered from 361267200
to 180633600 to facilitate the ATL requironments.
The dpll_abe_m2x2_ck clock need to be set to double
of ABE DPLL rate in order to have correct clocks
for audio.

Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
Acked-by: Tero Kristo <t-kristo@ti.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-07-31 08:36:58 -07:00
..
2014-05-07 18:27:45 +02:00
2014-05-12 11:30:32 +08:00
2014-05-28 12:08:53 -07:00
2013-11-04 12:23:18 -08:00
2012-08-31 11:05:18 -07:00
2013-05-31 12:07:45 -07:00
2014-05-27 18:29:04 -07:00
2014-05-22 15:54:59 -07:00