Chris Wilson f747026c2b drm/i915: Only run execlist context-switch handler after an interrupt
Mark when we run the execlist tasklet following the interrupt, so we
don't probe a potentially uninitialised register when submitting the
contexts multiple times before the hardware responds.

v2: Use a shared engine->irq_posted
v3: Always use locked bitops to be sure of atomicity wrt to other bits
in the mask.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Mika Kuoppala <mika.kuoppala@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/20170124152021.26587-1-chris@chris-wilson.co.uk
Reviewed-by: Mika Kuoppala <mika.kuoppala@intel.com>
2017-01-24 15:56:01 +00:00
..
2016-12-25 17:21:22 +01:00
2016-12-25 10:47:44 +01:00
2017-01-06 14:34:52 +01:00
2016-12-18 15:49:10 -08:00
2016-12-25 17:21:22 +01:00
2016-12-14 11:14:28 -08:00
2017-01-04 16:38:39 +01:00
2016-12-19 08:16:26 -08:00
2016-12-25 17:21:22 +01:00
2017-01-06 10:49:36 -08:00
2016-12-25 10:47:44 +01:00
2016-12-25 17:21:22 +01:00
2016-12-25 17:21:22 +01:00
2016-12-19 08:16:26 -08:00
2016-12-18 15:49:10 -08:00
2016-12-15 12:46:48 -08:00
2016-12-25 17:21:22 +01:00
2016-12-25 10:47:44 +01:00
2016-12-14 10:49:33 -08:00
2016-12-25 17:21:22 +01:00
2016-12-15 11:45:13 -08:00
2016-12-19 08:16:26 -08:00
2016-12-15 16:03:25 -08:00
2016-12-13 08:52:45 -08:00
2016-12-25 17:21:22 +01:00
2016-12-25 17:21:22 +01:00
2016-12-16 09:26:42 -08:00
2016-12-14 20:42:45 -08:00
2016-12-24 11:27:45 -08:00