Tim Huang 6575eb930d drm/amdgpu: add TX_POWER_CTRL_1 macro definitions for NBIO IP v7.7.0 ...

Add the BIF0_PCIE_TX_POWER_CTRL_1 register offset and mask macro
definitions for AMD_CG_SUPPORT_BIF_LS.

Signed-off-by: Tim Huang <tim.huang@amd.com>
Reviewed-by: Yifan Zhang <yifan1.zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2022-08-22 16:47:09 -04:00

..

asic_reg

drm/amdgpu: add TX_POWER_CTRL_1 macro definitions for NBIO IP v7.7.0

2022-08-22 16:47:09 -04:00

ivsrcid

drm/amdgpu/vcn: Add vcn ras poison consumption event handling

2022-05-10 17:53:13 -04:00

aldebaran_ip_offset.h

drm/amd/include/aldebaran_ip_offset: Mark top-level IP_BASE as __maybe_unused

2021-05-21 10:32:16 -04:00

amd_acpi.h

drm/amdgpu: support atcs method powershift (v4)

2021-06-01 22:36:48 -04:00

amd_pcie_helpers.h

…

amd_pcie.h

…

amd_shared.h

drm/amd/display: Add dcdebugmask option for disabling MPO

2022-07-25 09:31:03 -04:00

arct_ip_offset.h

…

atom-bits.h

…

atom-names.h

…

atom-types.h

…

atombios.h

drm/amd: Fix typo 'the the' in comment

2022-07-25 09:31:05 -04:00

atomfirmware.h

drm/amd: Add atomfirmware.h definitions needed for DCN32/321

2022-06-03 16:43:36 -04:00

atomfirmwareid.h

…

beige_goby_ip_offset.h

drm/amd/amdgpu: initialize IP offset for beige_goby

2021-05-19 22:40:09 -04:00

cgs_common.h

…

cik_structs.h

…

cyan_skillfish_ip_offset.h

drm/amd: Mark IP_BASE definition as __maybe_unused

2021-12-13 16:32:34 -05:00

dimgrey_cavefish_ip_offset.h

…

discovery.h

drm/amdgpu: update latest IP discovery table structures

2022-04-28 17:46:31 -04:00

displayobject.h

…

dm_pp_interface.h

…

kgd_kfd_interface.h

drm/amdkfd: Add KFD support for soc21 v3

2022-05-04 10:43:54 -04:00

kgd_pp_interface.h

drm/amd/pm: enable workload type change on smu_v13_0_7

2022-05-06 10:36:12 -04:00

mes_api_def.h

drm/amd: Fix spelling typo in comments

2022-06-03 16:43:36 -04:00

mes_v11_api_def.h

drm/amdgpu/mes11: fix to unmap legacy queue

2022-07-05 16:17:13 -04:00

navi10_enum.h

drm/amdgpu: Update NV SIMD-per-CU to 2

2021-07-01 00:05:18 -04:00

navi10_ip_offset.h

…

navi12_ip_offset.h

…

navi14_ip_offset.h

…

pptable.h

…

renoir_ip_offset.h

…

sienna_cichlid_ip_offset.h

…

soc15_hw_ip.h

drm/amdgpu: add lsdma block

2022-05-10 17:53:11 -04:00

soc15_ih_clientid.h

drm/amdgpu: add soc21 ih clientid definition

2022-05-04 09:52:59 -04:00

soc21_enum.h

drm/amdgpu: add soc21 chip enum header v8

2022-05-04 10:02:18 -04:00

v9_structs.h

…

v10_structs.h

…

v11_structs.h

drm/amdgpu: add gfx11 mqd structures

2022-05-04 10:02:27 -04:00

vangogh_ip_offset.h

…

vega10_enum.h

…

vega10_ip_offset.h

…

vega20_ip_offset.h

…

vi_structs.h

…

yellow_carp_offset.h

drm/amd: Mark IP_BASE definition as __maybe_unused

2021-12-13 16:32:34 -05:00