39a4eb853f
[why] Current policy assumes virtual DPCD peer device as an individual MST branch device with 1 input and 1 output. However this is only true for virtual DP-to-DP peer device. In general there are three types of virtual DP peer devices. 1. Sink peer device with virtual DPCD. 2. Virtual DP-to-DP Peer device with virtual DPCD. 3. Virtual DP-to-HDMI Protocol Converter Peer Device with Virtual DPCD. So we should break the assumption and handle all three types. [how] DP-to-DP peer device will have virtual DPCD cap upstream. Sink peer device will have virtual DPCD on the logical port. Dp to HDMI protocol converter peer device will have virtual DPCD on its converter port. For DSC capable Synaptics non VGA port we workaround by enumerating a virutal DPCD peer device on its upstream even if it doesn't have one. Signed-off-by: Wenjing Liu <Wenjing.Liu@amd.com> Reviewed-by: Jun Lei <Jun.Lei@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
63 lines
2.3 KiB
C
63 lines
2.3 KiB
C
#ifdef CONFIG_DRM_AMD_DC_DSC_SUPPORT
|
|
#ifndef DC_DSC_H_
|
|
#define DC_DSC_H_
|
|
/*
|
|
* Copyright 2019 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Author: AMD
|
|
*/
|
|
|
|
/* put it here temporarily until linux has the new addresses official defined */
|
|
/* DP Extended DSC Capabilities */
|
|
#define DP_DSC_BRANCH_OVERALL_THROUGHPUT_0 0x0a0 /* DP 1.4a SCR */
|
|
#define DP_DSC_BRANCH_OVERALL_THROUGHPUT_1 0x0a1
|
|
#define DP_DSC_BRANCH_MAX_LINE_WIDTH 0x0a2
|
|
|
|
struct dc_dsc_bw_range {
|
|
uint32_t min_kbps; /* Bandwidth if min_target_bpp_x16 is used */
|
|
uint32_t min_target_bpp_x16;
|
|
uint32_t max_kbps; /* Bandwidth if max_target_bpp_x16 is used */
|
|
uint32_t max_target_bpp_x16;
|
|
uint32_t stream_kbps; /* Uncompressed stream bandwidth */
|
|
};
|
|
|
|
|
|
bool dc_dsc_parse_dsc_dpcd(const uint8_t *dpcd_dsc_basic_data,
|
|
const uint8_t *dpcd_dsc_ext_data,
|
|
struct dsc_dec_dpcd_caps *dsc_sink_caps);
|
|
|
|
bool dc_dsc_compute_bandwidth_range(
|
|
const struct dc *dc,
|
|
const uint32_t min_kbps,
|
|
const uint32_t max_kbps,
|
|
const struct dsc_dec_dpcd_caps *dsc_sink_caps,
|
|
const struct dc_crtc_timing *timing,
|
|
struct dc_dsc_bw_range *range);
|
|
|
|
bool dc_dsc_compute_config(
|
|
const struct dc *dc,
|
|
const struct dsc_dec_dpcd_caps *dsc_sink_caps,
|
|
uint32_t target_bandwidth_kbps,
|
|
const struct dc_crtc_timing *timing,
|
|
struct dc_dsc_config *dsc_cfg);
|
|
#endif
|
|
#endif
|