1cc1e851d1
Engicam PX30 carrier boards like EDIMM2.2 and C.TOUCH2.0 have an onboard Sterling-LWD Wifi/BT chip based on BCM43430 connected on the UART bus. UART bus on the design routed via USB to UART CP20x bridge. This bridge powered from 3V3 regualtor gpio. This patch adds BT enablement nodes for these respective boards. Signed-off-by: Michael Trimarchi <michael@amarulasolutions.com> Signed-off-by: Suniel Mahesh <sunil@amarulasolutions.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Link: https://lore.kernel.org/r/20201109181017.206834-7-jagan@amarulasolutions.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
31 lines
584 B
Plaintext
31 lines
584 B
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2020 Engicam srl
|
|
* Copyright (c) 2020 Amarula Solutions
|
|
* Copyright (c) 2020 Amarula Solutions(India)
|
|
*/
|
|
|
|
#include "px30-engicam-common.dtsi"
|
|
|
|
&pinctrl {
|
|
bt {
|
|
bt_enable_h: bt-enable-h {
|
|
rockchip,pins = <1 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
|
|
sdio-pwrseq {
|
|
wifi_enable_h: wifi-enable-h {
|
|
rockchip,pins = <1 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&sdio_pwrseq {
|
|
reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
&vcc3v3_btreg {
|
|
enable-gpio = <&gpio1 RK_PC3 GPIO_ACTIVE_HIGH>;
|
|
};
|