Hyungwon Hwang 4f01e65037 ARM: dts: rename the clock of MIPI DSI 'pll_clk' to 'sclk_mipi'
The clock which was named as 'pll_clk' is actually not the clock source
of PLL in MIPI DSI. This patch fixes this disagreement.

Signed-off-by: Hyungwon Hwang <human.hwang@samsung.com>
Acked-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
2015-06-22 21:40:13 +09:00
..
2015-05-16 15:33:25 -07:00
2015-04-24 07:58:07 -07:00
2015-04-16 18:48:55 -04:00
2015-04-26 13:31:05 -07:00
2015-04-24 08:46:18 -07:00
2015-04-24 07:56:50 -07:00
2015-04-24 08:46:18 -07:00
2015-04-24 07:59:07 -07:00
2015-06-04 09:23:51 +10:00
2015-04-16 13:53:32 -05:00