04dc82e116
Based on 1 normalized pattern(s): this program is free software you can distribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 24 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Armijn Hemel <armijn@tjaldur.nl> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190531190115.872212424@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
37 lines
977 B
C
37 lines
977 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Joshua Henderson <joshua.henderson@microchip.com>
|
|
* Copyright (C) 2015 Microchip Technology Inc. All rights reserved.
|
|
*/
|
|
#ifndef _ASM_MACH_PIC32_H
|
|
#define _ASM_MACH_PIC32_H
|
|
|
|
#include <linux/io.h>
|
|
|
|
/*
|
|
* PIC32 register offsets for SET/CLR/INV where supported.
|
|
*/
|
|
#define PIC32_CLR(_reg) ((_reg) + 0x04)
|
|
#define PIC32_SET(_reg) ((_reg) + 0x08)
|
|
#define PIC32_INV(_reg) ((_reg) + 0x0C)
|
|
|
|
/*
|
|
* PIC32 Base Register Offsets
|
|
*/
|
|
#define PIC32_BASE_CONFIG 0x1f800000
|
|
#define PIC32_BASE_OSC 0x1f801200
|
|
#define PIC32_BASE_RESET 0x1f801240
|
|
#define PIC32_BASE_PPS 0x1f801400
|
|
#define PIC32_BASE_UART 0x1f822000
|
|
#define PIC32_BASE_PORT 0x1f860000
|
|
#define PIC32_BASE_DEVCFG2 0x1fc4ff44
|
|
|
|
/*
|
|
* Register unlock sequence required for some register access.
|
|
*/
|
|
void pic32_syskey_unlock_debug(const char *fn, const ulong ln);
|
|
#define pic32_syskey_unlock() \
|
|
pic32_syskey_unlock_debug(__func__, __LINE__)
|
|
|
|
#endif /* _ASM_MACH_PIC32_H */
|