Dinh Nguyen faf68cdfdf ARM: dts: socfpga: add the clk-phase property for sd/mmc clock
The CIU clock for the SD/MMC should be the sdmmc_clk and not the
sdmmc_free_clk. Also, add the correct phase shift the sdmmc_clk.

Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
2016-04-11 13:47:22 -05:00
..
2016-03-20 14:37:22 -07:00
2016-03-20 15:15:48 -07:00
2016-03-20 14:37:22 -07:00
2016-03-20 15:15:48 -07:00
2016-03-20 14:37:22 -07:00
2016-03-20 14:37:22 -07:00
2016-03-20 14:37:22 -07:00
2016-03-20 14:37:22 -07:00
2016-03-20 14:37:22 -07:00
2016-03-20 14:37:22 -07:00
2016-03-24 19:57:15 -07:00
2016-03-20 14:57:08 -07:00
2016-03-20 14:57:08 -07:00