Jarkko Nikula fc0b2acc75 spi: pxa2xx: Add support for Intel Cannonlake
Intel Cannonlake LPSS SPI has up to four chip selects per port like in
Broxton and is clocked like Sunrisepoint and Kaby Lake. Add a new type
LPSS_CNL_SSP and configuration that enable runtime chip select detection
and use the same FIFO thresholds than in Sunrisepoint.

Patch adds support for both Cannonlake SoC and PCH.

Signed-off-by: Jarkko Nikula <jarkko.nikula@linux.intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2017-06-06 20:01:15 +01:00
..
2017-02-20 17:26:11 -08:00
2016-08-19 16:24:39 +01:00
2016-07-07 11:44:43 +02:00
2015-12-07 20:09:09 +00:00
2017-04-07 18:15:20 +01:00
2017-01-23 18:09:37 +00:00
2017-03-13 16:48:40 +00:00