Jonathan Marek fc3a69ec68 drm/msm/dpu: intf timing path for displayport
Calculate the correct timings for displayport, from downstream driver.

Signed-off-by: Jonathan Marek <jonathan@marek.ca>
Signed-off-by: Rob Clark <robdclark@chromium.org>
2020-07-31 06:46:16 -07:00
..
2020-06-24 15:45:51 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 09:41:57 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-04-03 17:11:41 +02:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 09:38:55 +10:00
2020-06-24 09:17:34 +02:00
2020-06-29 09:39:04 +02:00
2020-05-27 14:31:42 +03:00
2020-04-03 17:11:41 +02:00
2020-04-28 15:05:19 +02:00
2020-07-24 08:48:05 +10:00
2020-07-16 18:16:31 -04:00
2020-06-24 15:45:51 +10:00
2020-05-29 12:58:11 +02:00
2020-07-16 18:16:31 -04:00
2020-06-24 15:45:51 +10:00