José Roberto de Souza fe36948afb drm: Add DP last received PSR SDP VSC register and bits
This is a register to help debug what is in the last SDP VSC
packet revived by sink.

Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180328223046.16125-2-jose.souza@intel.com
2018-03-30 10:17:47 -07:00
..
2018-02-19 14:19:52 -05:00
2017-03-24 09:36:06 +01:00
2017-05-27 15:39:28 -04:00
2017-06-01 08:02:14 +02:00
2016-06-21 22:10:55 +02:00
2017-11-15 20:42:10 -08:00
2017-12-15 11:13:39 +01:00
2017-10-25 16:31:29 +10:00
2014-03-17 20:11:57 +01:00