Robert Hancock 8b73fa3ae0 net: macb: Added ZynqMP-specific initialization
The GEM controllers on ZynqMP were missing some initialization steps which
are required in some cases when using SGMII mode, which uses the PS-GTR
transceivers managed by the phy-zynqmp driver.

The GEM core appears to need a hardware-level reset in order to work
properly in SGMII mode in cases where the GT reference clock was not
present at initial power-on. This can be done using a reset mapped to
the zynqmp-reset driver in the device tree.

Also, when in SGMII mode, the GEM driver needs to ensure the PHY is
initialized and powered on.

Signed-off-by: Robert Hancock <robert.hancock@calian.com>
Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2022-01-29 17:49:21 +00:00
..
2022-01-23 06:20:44 +02:00
2022-01-16 08:08:11 +02:00
2022-01-18 14:03:34 +02:00
2022-01-16 06:52:38 +02:00
2022-01-20 17:38:23 +02:00
2022-01-16 15:53:00 +02:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-12 15:46:11 -08:00
2022-01-23 06:20:44 +02:00
2022-01-11 11:35:28 -08:00
2022-01-12 11:11:34 -08:00
2022-01-16 08:08:11 +02:00
2022-01-23 06:20:44 +02:00
2022-01-27 13:53:26 +00:00
2022-01-22 08:33:37 +02:00
2022-01-12 10:35:23 -08:00
2022-01-22 09:52:17 +02:00
2022-01-16 08:08:11 +02:00
2022-01-22 08:33:37 +02:00
2022-01-11 11:26:57 -08:00
2022-01-27 14:05:35 +00:00
2022-01-20 13:25:01 +02:00
2022-01-27 11:23:26 +02:00
2022-01-12 15:46:11 -08:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-14 14:55:38 +01:00
2022-01-10 08:13:52 -08:00
2022-01-23 06:20:44 +02:00
2021-12-29 10:54:50 +01:00
2022-01-22 08:33:37 +02:00
2022-01-20 13:31:46 +02:00
2022-01-16 06:52:38 +02:00
2022-01-23 06:20:44 +02:00
2022-01-17 08:07:57 +02:00
2022-01-22 08:33:37 +02:00