Chris Dearman ffe9ee4709 [MIPS] Separate performance counter interrupts
Support for performance counter overflow interrupt that is on a separate
interrupt from the timer.

Signed-off-by: Chris Dearman <chris@mips.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2007-06-14 18:25:15 +01:00
..
2007-06-01 08:18:29 -07:00
2007-05-09 07:12:20 +02:00
2007-06-01 08:18:29 -07:00
2007-06-01 08:18:27 -07:00
2007-06-08 17:23:33 -07:00
2007-05-31 17:38:11 +02:00
2007-05-31 01:52:51 -07:00
2007-06-08 17:23:33 -07:00
2007-06-08 17:23:34 -07:00