Dinh Nguyen
bd433df280
ARM: dts: socfpga: fix register entry for timer3 on Arria10 ...
[ Upstream commit 0ff5a4812be4ebd4782bbb555d369636eea164f7 ]
Fixes the register address for the timer3 entry on Arria10.
Fixes: 475dc86d08de4 ("arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOC")
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-09-23 08:46:08 +02:00
2020-09-23 08:46:08 +02:00
2020-01-29 10:24:18 +01:00
2019-10-17 13:42:26 -07:00
2019-05-21 18:49:00 +02:00
2018-12-05 19:42:41 +01:00
2020-08-21 11:01:52 +02:00
2020-08-21 11:02:06 +02:00
2020-08-26 10:29:07 +02:00
2020-03-20 09:07:58 +01:00
2020-08-21 11:01:57 +02:00
2018-03-22 09:17:39 +01:00
2019-02-06 17:33:28 +01:00
2019-11-10 11:23:18 +01:00
2019-06-22 08:17:17 +02:00
2018-09-26 08:36:38 +02:00
2020-07-22 09:10:44 +02:00
2020-06-30 15:38:20 -04:00
2019-05-08 07:19:11 +02:00
2019-02-15 08:07:38 +01:00
2019-12-05 15:34:18 +01:00
2018-12-21 14:11:31 +01:00
2018-10-03 17:01:47 -07:00
2019-12-21 10:41:13 +01:00
2020-01-29 10:24:20 +01:00
2018-05-30 07:50:32 +02:00
2019-02-12 19:44:55 +01:00
2018-09-15 09:43:00 +02:00
2020-01-29 10:24:24 +01:00
2019-03-23 13:19:52 +01:00
2016-10-07 09:12:19 -07:00
2016-10-07 21:18:42 -07:00
2020-08-21 11:01:57 +02:00
2017-10-08 10:26:11 +02:00
2019-02-15 08:07:38 +01:00
2020-06-20 10:24:21 +02:00
2016-10-22 18:25:35 +09:00
2017-01-26 08:24:43 +01:00
2020-01-12 11:24:21 +01:00
2019-10-05 12:30:33 +02:00
2020-06-20 10:24:14 +02:00
2019-08-25 10:51:40 +02:00
2019-05-08 07:19:11 +02:00
2018-05-30 07:50:29 +02:00
2019-05-08 07:19:11 +02:00
2020-01-29 10:24:21 +01:00
2019-04-20 09:07:52 +02:00
2018-05-22 16:57:58 +02:00
2019-05-31 06:48:14 -07:00
2019-02-20 10:18:26 +01:00
2017-10-05 09:44:05 +02:00
2020-02-28 15:42:38 +01:00
2017-10-08 10:26:04 +02:00
2019-12-21 10:41:13 +01:00
2018-12-05 19:42:41 +01:00
bd433df280