Lubomir Rintel 79a735dc82 clk: mmp2: Fix the order of timer mux parents
[ Upstream commit 8bea5ac0fbc5b2103f8779ddff216122e3c2e1ad ]

Determined empirically, no documentation is available.

The OLPC XO-1.75 laptop used parent 1, that one being VCTCXO/4 (65MHz), but
thought it's a VCTCXO/2 (130MHz). The mmp2 timer driver, not knowing
what is going on, ended up just dividing the rate as of
commit f36797ee4380 ("ARM: mmp/mmp2: dt: enable the clock")'

Link: https://lore.kernel.org/r/20191218190454.420358-3-lkundrak@v3.sk
Signed-off-by: Lubomir Rintel <lkundrak@v3.sk>
Acked-by: Stephen Boyd <sboyd@kernel.org>
Signed-off-by: Olof Johansson <olof@lixom.net>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-02-05 13:05:49 +00:00
..
2015-07-20 10:53:12 -07:00
2015-07-20 10:53:12 -07:00
2016-04-15 16:50:01 -07:00
2016-04-15 16:50:01 -07:00
2016-04-15 16:50:01 -07:00
2018-12-21 14:11:37 +01:00
2015-05-15 12:31:45 -07:00
2016-03-29 16:29:34 -07:00
2014-11-12 16:34:10 -08:00