Victor Zhao 9250f97fd5 drm/amd/amdgpu:save psp ring wptr to avoid attack
[ Upstream commit 2370eba9f552eaae3d8aa1f70b8e9eec5c560f9e ]

[Why]
When some tools performing psp mailbox attack, the readback value
of register can be a random value which may break psp.

[How]
Use a psp wptr cache machanism to aovid the change made by attack.

v2: unify change and add detailed reason

Signed-off-by: Victor Zhao <Victor.Zhao@amd.com>
Signed-off-by: Jingwen Chen <Jingwen.Chen2@amd.com>
Reviewed-by: Monk Liu <monk.liu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2021-06-18 10:00:06 +02:00
..
2020-09-23 09:52:24 +10:00
2020-08-11 11:58:31 +10:00
2020-09-08 14:41:40 +10:00
2020-08-06 14:27:31 -07:00
2020-10-12 20:26:14 +02:00
2020-07-23 10:06:22 +02:00
2020-09-08 14:41:40 +10:00
2021-05-14 09:50:22 +02:00
2020-09-11 10:47:19 +02:00
2021-05-11 14:47:26 +02:00
2020-10-17 11:18:18 -07:00
2020-08-06 14:27:31 -07:00
2020-05-27 14:31:42 +03:00
2020-08-25 11:00:02 +02:00
2020-09-21 10:45:08 +02:00
2020-09-21 10:45:08 +02:00
2020-05-29 12:58:11 +02:00
2020-09-21 10:45:08 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-08-25 11:00:02 +02:00
2021-01-27 11:54:55 +01:00
2020-06-24 15:45:51 +10:00
2021-03-30 14:31:51 +02:00