Shaik Sajida Bhanu
1cccf5c030
mmc: sdhci-msm: Update the software timeout value for sdhc
...
[ Upstream commit 67b13f3e221ed81b46a657e2b499bf8b20162476 ]
Whenever SDHC run at clock rate 50MHZ or below, the hardware data
timeout value will be 21.47secs, which is approx. 22secs and we have
a current software timeout value as 10secs. We have to set software
timeout value more than the hardware data timeout value to avioid seeing
the below register dumps.
[ 332.953670] mmc2: Timeout waiting for hardware interrupt.
[ 332.959608] mmc2: sdhci: ============ SDHCI REGISTER DUMP ===========
[ 332.966450] mmc2: sdhci: Sys addr: 0x00000000 | Version: 0x00007202
[ 332.973256] mmc2: sdhci: Blk size: 0x00000200 | Blk cnt: 0x00000001
[ 332.980054] mmc2: sdhci: Argument: 0x00000000 | Trn mode: 0x00000027
[ 332.986864] mmc2: sdhci: Present: 0x01f801f6 | Host ctl: 0x0000001f
[ 332.993671] mmc2: sdhci: Power: 0x00000001 | Blk gap: 0x00000000
[ 333.000583] mmc2: sdhci: Wake-up: 0x00000000 | Clock: 0x00000007
[ 333.007386] mmc2: sdhci: Timeout: 0x0000000e | Int stat: 0x00000000
[ 333.014182] mmc2: sdhci: Int enab: 0x03ff100b | Sig enab: 0x03ff100b
[ 333.020976] mmc2: sdhci: ACmd stat: 0x00000000 | Slot int: 0x00000000
[ 333.027771] mmc2: sdhci: Caps: 0x322dc8b2 | Caps_1: 0x0000808f
[ 333.034561] mmc2: sdhci: Cmd: 0x0000183a | Max curr: 0x00000000
[ 333.041359] mmc2: sdhci: Resp[0]: 0x00000900 | Resp[1]: 0x00000000
[ 333.048157] mmc2: sdhci: Resp[2]: 0x00000000 | Resp[3]: 0x00000000
[ 333.054945] mmc2: sdhci: Host ctl2: 0x00000000
[ 333.059657] mmc2: sdhci: ADMA Err: 0x00000000 | ADMA Ptr:
0x0000000ffffff218
[ 333.067178] mmc2: sdhci_msm: ----------- VENDOR REGISTER DUMP
-----------
[ 333.074343] mmc2: sdhci_msm: DLL sts: 0x00000000 | DLL cfg:
0x6000642c | DLL cfg2: 0x0020a000
[ 333.083417] mmc2: sdhci_msm: DLL cfg3: 0x00000000 | DLL usr ctl:
0x00000000 | DDR cfg: 0x80040873
[ 333.092850] mmc2: sdhci_msm: Vndr func: 0x00008a9c | Vndr func2 :
0xf88218a8 Vndr func3: 0x02626040
[ 333.102371] mmc2: sdhci: ============================================
So, set software timeout value more than hardware timeout value.
Signed-off-by: Shaik Sajida Bhanu <sbhanu@codeaurora.org>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Cc: stable@vger.kernel.org
Link: https://lore.kernel.org/r/1626435974-14462-1-git-send-email-sbhanu@codeaurora.org
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2021-09-03 10:08:12 +02:00
..
2020-05-20 08:20:21 +02:00
2019-07-11 18:11:21 -07:00
2019-09-11 15:58:39 +02:00
2019-06-19 17:09:55 +02:00
2019-09-11 15:59:01 +02:00
2019-08-06 18:59:14 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2020-09-09 19:12:33 +02:00
2020-09-09 19:12:33 +02:00
2019-05-24 17:36:45 +02:00
2019-01-22 08:46:20 +01:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-09-11 16:10:37 +02:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2021-08-26 08:36:20 -04:00
2019-05-30 11:26:32 -07:00
2019-09-11 15:58:39 +02:00
2019-09-27 20:48:20 +02:00
2019-09-27 20:48:20 +02:00
2021-06-30 08:47:44 -04:00
2020-06-22 09:30:56 +02:00
2020-02-11 04:35:19 -08:00
2019-06-05 17:36:37 +02:00
2020-06-17 16:40:37 +02:00
2020-07-22 09:32:57 +02:00
2020-07-22 09:32:57 +02:00
2021-03-17 17:03:41 +01:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-09-11 15:58:39 +02:00
2021-03-17 17:03:41 +01:00
2019-04-15 11:55:54 +02:00
2019-12-17 19:56:40 +01:00
2019-06-19 17:09:55 +02:00
2020-12-30 11:51:11 +01:00
2020-11-18 19:20:31 +01:00
2021-03-04 10:26:31 +01:00
2019-09-11 15:58:39 +02:00
2019-04-15 11:55:54 +02:00
2020-03-25 08:25:54 +01:00
2019-06-19 17:09:07 +02:00
2019-09-11 15:58:39 +02:00
2019-07-11 18:11:21 -07:00
2020-01-29 16:45:28 +01:00
2019-09-11 15:58:39 +02:00
2020-11-05 11:43:23 +01:00
2019-02-25 08:40:58 +01:00
2019-05-30 11:26:41 -07:00
2020-08-19 08:16:01 +02:00
2019-06-19 17:09:55 +02:00
2019-05-30 11:29:19 -07:00
2021-03-04 10:26:49 +01:00
2020-01-04 19:19:18 +01:00
2019-10-09 11:05:50 +02:00
2021-09-03 10:08:12 +02:00
2019-09-11 15:58:39 +02:00
2020-07-29 10:18:44 +02:00
2020-03-25 08:25:54 +01:00
2021-03-11 14:06:50 +01:00
2020-11-18 19:20:31 +01:00
2019-05-30 11:26:32 -07:00
2020-04-01 11:01:28 +02:00
2021-05-11 14:04:10 +02:00
2019-05-21 10:50:45 +02:00
2021-05-26 12:05:18 +02:00
2020-08-19 08:16:04 +02:00
2021-05-11 14:04:10 +02:00
2019-09-11 15:58:39 +02:00
2019-06-19 17:09:55 +02:00
2019-06-05 17:36:37 +02:00
2019-08-06 18:59:14 +02:00
2019-09-11 15:58:39 +02:00
2019-05-21 11:28:40 +02:00
2018-10-08 11:40:43 +02:00
2021-07-14 16:53:13 +02:00
2019-05-30 11:26:41 -07:00
2020-09-09 19:12:36 +02:00
2019-06-05 17:37:10 +02:00
2021-01-27 11:47:41 +01:00
2019-06-05 17:37:10 +02:00
2021-07-19 08:53:15 +02:00
2021-07-19 08:53:15 +02:00
2019-05-24 17:36:45 +02:00
2019-10-03 11:38:37 +02:00
2019-05-30 11:26:32 -07:00
2019-06-19 17:09:55 +02:00
2020-06-17 16:40:37 +02:00
2019-09-13 13:48:35 +02:00
2019-09-13 13:49:04 +02:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2021-05-11 14:04:02 +02:00
2021-07-14 16:53:22 +02:00
2019-05-30 11:26:32 -07:00
2021-07-14 16:53:13 +02:00
2021-07-14 16:53:48 +02:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-06-19 17:09:55 +02:00