linux/Documentation
Kim Phillips fa24c1a49d x86/cpu: Enable STIBP on AMD if Automatic IBRS is enabled
commit fd470a8beed88440b160d690344fbae05a0b9b1b upstream.

Unlike Intel's Enhanced IBRS feature, AMD's Automatic IBRS does not
provide protection to processes running at CPL3/user mode, see section
"Extended Feature Enable Register (EFER)" in the APM v2 at
https://bugzilla.kernel.org/attachment.cgi?id=304652

Explicitly enable STIBP to protect against cross-thread CPL3
branch target injections on systems with Automatic IBRS enabled.

Also update the relevant documentation.

Fixes: e7862eda309e ("x86/cpu: Support AMD Automatic IBRS")
Reported-by: Tom Lendacky <thomas.lendacky@amd.com>
Signed-off-by: Kim Phillips <kim.phillips@amd.com>
Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de>
Cc: stable@vger.kernel.org
Link: https://lore.kernel.org/r/20230720194727.67022-1-kim.phillips@amd.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2024-04-13 12:51:32 +02:00
..
2019-07-25 18:00:41 -07:00
2021-06-10 13:37:14 +02:00
2020-02-24 08:36:42 +01:00
2023-06-21 15:44:10 +02:00
2019-09-22 09:30:30 -07:00
2019-07-17 06:57:52 -03:00
2021-05-22 11:38:30 +02:00
2019-07-30 17:27:37 +02:00
2019-09-27 11:17:38 -07:00
2020-11-24 13:29:22 +01:00